A double-low-temperature-buffer variable-temperature growth scheme was studied for fabrication of strain-relaxed thin Si 0.6 Ge 0.4 layer on Si͑001͒ by using molecular beam epitaxy ͑MBE͒, with particular focuses on the influence of growth temperature of individual low-temperature-buffer layers on the relaxation process and final structural qualities. The low-temperature buffers consisted of a 40 nm Si layer grown at an optimized temperature of ϳ400°C, followed by a 20 nm Si 0.6 Ge 0.4 layer grown at temperatures ranging from 50 to 550°C. A significant relaxation increase together with a surface roughness decrease both by a factor of ϳ2, accompanied with the cross-hatch/ cross-hatch-free surface morphology transition, took place for the sample containing a low-temperature Si 0.6 Ge 0.4 layer that was grown at ϳ200°C. This dramatic change was explained by the association with a certain onset stage of the ordered/disordered growth transition during the low-temperature MBE, where the high density of misfit dislocation segments generated near surface cusps largely facilitated the strain relaxation of the top Si 0.6 Ge 0.4 layer.
I. INTRODUCTION
With the rapid development of strain engineering in Si technology, the strain-relaxed Si 1−x Ge x ͑0 Ͻ x Յ 1͒ buffers on Si substrates as "virtual substrates" ͑VSs͒ have been highly demanded. They are crucial in introducing and controlling the strain in the device structures grown on top for desired electrical and optical properties. Such SiGe VSs have so far been widely used for high-speed strained Si and SiGe channel field-effect transistors. 1 There is also a potential for integration of III-V materials into Si. 2 Moreover, the emerging Si-based photonics technology, such as mid-and far-infrared Si/SiGe quantum cascade emitters, [3] [4] [5] has also shown a substantial need for high-quality Si 1−x Ge x VSs, particularly with x ranging from 0.2 to 0.5. An ideal SiGe VS should possess the following major characteristics: ͑1͒ a uniform and high degree of strain relaxation, ͑2͒ a smooth surface with low roughness, ͑3͒ a high crystalline quality with low densities of dislocations and other extended defects, and ͑4͒ a low fabrication cost and the compatibility with the current processing technology.
In order to achieve a high degree of strain relaxation, the SiGe layer with a uniform composition, grown directly on Si at conventional growth conditions, must have a thickness significantly larger than the corresponding temperaturedependent critical thickness value. This relaxation process usually generates a high density of threading dislocations and a very rough surface for the relaxed SiGe layers, 6 which, therefore, are not suitable for any practical use. In the past two decades, a considerable amount of effort has been made trying to solve this problem. Several growth schemes and fabrication techniques were proposed and studied, which included compositionally-graded SiGe growth, 2, 7 ion implantation during SiGe growth, 8 incorporation of strain compliant buffer layers, 9,10 post-growth annealing and intermixing, 11 low-temperature ͑LT͒ Si or/and SiGe buffer layers, [12] [13] [14] [15] etc. Among them, the technical approaches based on the concept of point defect injection and interaction with dislocations by using LT growth of a Si or SiGe buffer layer have attracted a large interest due to the simple process and the much lower demanded growth thickness. Upon experimental observations, several models of a large diversity have been proposed to address the mechanism of LT buffers for the strainrelaxation enhancement. For example, Li et al. 13 speculated that there existed low energy sites in the LT buffer for dislocation nucleation, or that point defects could "trap" propagating dislocations; Kasper et al. 14 suggested that the point defects may assist dislocation nucleation at an earlier stage and promote climbing of dislocations, resulting in a higher degree of relaxation with lower densities of threading dislocations; Luo et al. 9 further demonstrated that the compliant effect of a LT-Si buffer layer also contributed to the resulted low-defect strain-relaxed SiGe VS with a smooth surface; Vyatkin 16 lately proposed a model based on the atomic rearrangement of atoms and vacancies at the LT-Si/SiGe interface; and some other explanations as well. However, none of those were adequate enough to explain why the LT-buffer growth scheme has been unsuccessful in fabrication of highquality Si 1−x Ge x VSs mainly with 0.4Յ x Ͻ 0.6. [17] [18] [19] The relaxed SiGe VSs within this Ge composition range exhibited the maximal surface roughness and threading dislocation density, 18 suggesting a much more complicated relaxation process. 19 Therefore, a better understanding must be obtained in order to clarify the essential mechanism of the influence of LT growth on the strain-relaxation process.
Recently, Myronov and Shiraki 20 proposed and demonstrated a double-LT-buffer variable-temperature growth scheme consisting of a LT-Si layer, followed by the growth of a constant-composition SiGe thin layer with varied substrate temperature from low to high as the growth proceeded. The idea was to use the LT-Si buffer for "dislocation trapping" and the LT-SiGe part as a seed with a higher amount of point defects to enhance the relaxation. Their initial results showed for Si 0.34 Ge 0.66 that at a certain LT-SiGe substrate temperature a dramatic increase in the strain relaxation was achieved accompanied with a surface roughness decrease, while the total SiGe layer was as thin as 50 nm. Using differential etching with modified Shimmel's etchant, they estimated a threading dislocation density of Ͻ1 ϫ 10 5 cm −2 for the SiGe VSs grown at the optimum conditions. Moreover, the cross-hatch morphology of the final surface, which commonly appeared when using other growth methods, was not observed for any of the samples grown in their study. This approach is thus very attractive since it could be a potential solution to the aforementioned difficulty related to Si 1−x Ge x VSs with 0.4Յ x Ͻ 0.6. In the present work, an attempt was made with a similar growth scheme to fabricate Si 0.6 Ge 0. 4 VSs with thickness below 100 nm. In addition, comprehensive in situ and ex situ material characterizations were performed in order to gain more insights on the LT growth process for the SiGe alloy of this particular Ge composition.
II. EXPERIMENTAL DETAILS
In the present study, all samples were grown on 3 in. p-Si ͑001͒ substrates ͑resistivity 5 -10 ⍀ cm͒. The growth was carried out by using a Balzers UMS-630 solid-source Si/Ge molecular beam epitaxy ͑MBE͒ system with a base pressure of Ͻ5 ϫ 10 −11 mbar and a pressure during growth of Ͻ1 ϫ 10 −8 mbar. 21 The substrate heating power ͑in constant mode͒ was calibrated by using a thermal couple mounted onto the surface of a test Si wafer over the entire temperature range used in this study. The substrate temperature during growth was monitored in situ by a calibrated infrared radiation pyrometer ͑measurement range 300-800°C͒. The transient behavior of the substrate temperature was also carefully studied before the growth experiments. All substrates were chemically cleaned involving HF dip and UV ozone surface treatment, 21 and thereafter immediately loaded into the load-lock chamber of the MBE system. Throughout the entire growth process, the sample surface morphology was continuously monitored in situ by reflection high-energy electron diffraction ͑RHEED͒ with the incidence beam along the ͗110͘ azimuth.
In Ref. 20, Myronov and Shiraki originally used the LT-Si buffer trying to ''trap'' the dislocations that might be generated in the LT-SiGe buffer layer during relaxation. We expected that the LT-Si buffer, containing a certain amount of point defects, probably also contributed to the relaxation process to some extent through the aforementioned compliant effect and atom rearrangement at the Si/SiGe interface. It was experimentally demonstrated that for a LT-Si layer of certain thickness, there existed an optimum growth temperature at which the LT-Si layer could help relaxing the SiGe the most, while resulting in the best crystalline quality. 9 A higher LT-Si growth temperature was not able to generate enough point defects for an efficient relaxation, while a lower one caused a high defect level in the SiGe layer. Therefore, the first type of structure ͓structure 1, as specified in Fig. 1͑a͔͒ contained only one Si buffer layer, which was grown in the temperature range of 200-550°C in order to optimize the substrate temperature for the LT-Si buffer, LT 1 . Thereafter, a 70 nm high-temperature ͑HT͒ Si 0.6 Ge 0.4 layer was grown at a constant temperature of 550°C on top of the LT-Si buffer. For further confirmation, the growth was repeated but with a much thicker HT-Si 0.6 Ge 0.4 layer of 150 nm. The second type of structure ͓structure 2, as shown in Fig. 1͑b͔͒ was grown for studying the influence of the LT-Si 0.6 Ge 0.4 substrate temperature, LT 2 ͑ranging from 50 to 450°C͒ on the final VS quality. The LT-Si 0.6 Ge 0.4 buffer thickness of 20 nm was chosen in such a way that it exceeded the thermal equilibrium critical thickness ͑ϳ5 nm͒ for Si 0.6 Ge 0.4 ͑Ref. 22͒ to initiate the strain relaxation. In order to improve the crystalline and surface quality at the topmost Si 0.6 Ge 0.4 layer and to complete the strain relaxation, the final 50 nm HT-Si 0.6 Ge 0.4 was deposited at 550°C, giving the total Si 0.6 Ge 0.4 layer thickness of 70 nm, which was slightly above the nonequilibrium critical thickness of ϳ50 nm for the chosen Ge content. 23 Prior to the growth, the substrate was first in situ annealed at ϳ800°C for 10 min to sublimate the thin oxide layer on the substrate surface. The growth started with a 50 nm HT-Si buffer grown at ϳ700°C in order to obtain a smooth growth basis with a high crystalline quality. For the samples with structure 1, the growth was interrupted for long enough time ͑13-17 min͒ to allow the substrate temperature ramping down and stabilizing at LT 1 . The 40 nm LT-Si buffer was grown at LT 1 , and then the growth was interrupted again to ramp up the substrate temperature and stabilizes it at 550°C. Finally, a 70 or 150 nm HT-Si 0.6 Ge 0. 4 layer was grown at a constant temperature of 550°C. For the samples with structure 2, the LT-Si buffer was grown in the same way as for structure 1 but all at 400°C ͑this will be explained later͒. Afterward, a growth interruption was introduced to ramp and stabilize the substrate temperature at LT 2 . It deserves to be mentioned that the growth interruption time was over 15 min for the samples to be produced with LT 2 Ͻ 300°C in order to ensure that the substrate temperature reached the desired values. When the LT-Si 0.6 Ge 0.4 growth was finished, the substrate temperature was quickly elevated and stabilized at 550°C within 2 min without growth interruption, while the final 50 nm HT-Si 0.6 Ge 0.4 was grown. During the temperature ramping, special care was taken in order to prevent strong temperature overshooting over 550°C. All the growth experiments were carried out at a calibrated growth rate of 0.05 nm/s for both the Si and SiGe. Table I gives a summary of growth parameters for the samples grown in the present work.
The final surface morphology of grown samples was characterized using atomic force microscopy ͑AFM͒ immediately after removing samples from the MBE system. A Veeco Dimension 3100 was used in tapping mode in air ambient. The surface roughness was evaluated by the roughness r.m.s value obtained from an AFM image of 10ϫ 10 m 2 scan size. The strain condition and Ge content of the SiGe layer were studied by means of two-dimensional ͑2D͒ reciprocal space mapping ͑RSM͒ of high-resolution x-ray diffraction ͑HRXRD͒ around Si ͑004͒ and ͑113͒ reciprocal lattice points. The HRXRD-RSM measurements were performed using a Philips X'Pert x-ray diffractometer ͑Cu K␣ 1 radiation͒, with a hybrid Ge͑220͒ monochromator ͑divergence ϳ0.005°͒ and an asymmetric triple-axis analyzer. The strainrelaxation degree and Ge content of the SiGe were calculated following the method detailed in Ref. 24 . The grown samples were further investigated using transmission electron microscopy ͑TEM͒. The cross-sectional TEM ͑XTEM͒ imaging was performed in a FEI Tecnai G 2 TF20 UT microscope equipped with a field emission gun operated at 200 kV, while the plan-view TEM ͑PVTEM͒ imaging was made using a Philips CM20 UT microscope operated at 200 kV which has smaller objective apertures for dark field imaging. The TEM specimens were prepared by mechanical thinning and lowangle ion milling until the electron transparency was reached.
III. EXPERIMENTAL RESULTS
A. Samples grown with structure 1 Figure 2 shows the typical RHEED patterns obtained at different stages during the growth of samples with structure 1. After removing the oxide layer on the substrate surface by ͑Color online͒ Typical RHEED patterns observed after ͑a͒ removing the thin oxide layer on the substrate surface, ͑b͒ the HT-Si buffer deposition, ͑c͒ growing the LT-Si buffer at LT 1 = 400°C for S1-A-400 and S1-B-400 samples, ͑d͒ growing the LT-Si buffer at LT 1 = 200°C for S1-A-200, the growth completed for ͑e͒ S1-A-200 samples and ͑f͒ S1-B-400 samples. Some black dots and stripes in the images are due to scratches in the fluorescent screen.
annealing at ϳ800°C, a Si ͑001͒ 2 ϫ 1 spotty pattern was observed as shown in Fig. 2͑a͒ , indicating a generally clean and flat surface. After deposition of the 50 nm HT-Si buffer, the 2 ϫ 1 pattern became much sharper and more intense ͓Fig. 2͑b͔͒. It can be concluded that an atomically flat surface with a high crystalline quality was obtained. After the growth of LT-Si buffer at different substrate temperatures LT 1 , the RHEED pattern gradually changed from a well-defined 2 ϫ 1 spotty pattern for LT 1 Ͼ 400°C to a more streaky one ͓Fig. 2͑c͔͒ for 300°C Յ LT 1 Յ 400°C and eventually became a 1 ϫ 1 bulk-like pattern when LT 1 reached 200°C ͓Fig. 2͑d͔͒. This was a direct consequence of the decreased Si adatoms mobility at low substrate temperatures, which resulted in an evolution of the growth surface with increasing step density and eventually formation of three-dimensional ͑3D͒ islands. Shortly after starting the HT-Si 0.6 Ge 0.4 layer growth, the integral-order diffraction streaks split into spots vertically with a chevron-type feature and the half-order diffraction streaks appeared simultaneously to be bended. For all samples in the S1-A series, this kind of pattern remained after the capping growth of the 70 nm HT-Si 0.6 Ge 0.4 layer, as revealed in Fig. 2͑e͒ . The bending angle of the half-order diffraction streak, as well as the angle between the chevron arms and the Si ͓001͔ direction, was measured as ϳ8°in both cases, suggesting that these features might originate from a high density of ͕105͖ facets on the sample surface. 25 As the growth continued and the HT-Si 0.6 Ge 0.4 layer thickness was beyond 70 nm, the chevron-type feature slowly disappeared and ended up with a more 2 ϫ 1 streak-like pattern for all samples in S1-B series, as depicted in Fig. 2͑f͒ . The final surface morphology observed from AFM measurements exhibited very similar features for samples within each series. Figure 3 shows the representative AFM images of the S1-A-400 and S1-B-400 samples, where the typical cross-hatch pattern decorated with islands was clearly seen on both sample surfaces. It is well known that the crosshatch pattern is strongly associated with a bunch of closely spaced or pileups of 60°a / 2͗110͘ misfit dislocations propagating along the in-plane ͗110͘ directions below the surface. 26, 27 The presence of the cross-hatch pattern was thus an evident sign of strain relaxation of the Si 0.6 Ge 0.4 layer. Moreover, the surface islands apparently showed the preference to be located along the cross-hatch lines. This was very similar to what was observed from the self-alignment of Ge quantum dots grown on relaxed SiGe VSs and explained by the nonuniformity of the strain field caused by the underlying dislocations. 28 The islands in Fig. 3͑a͒ were much smaller and denser than those observed in Fig. 3͑b͒ . The majority of islands were elongated along the surface ͗100͘ directions and
͑Color online͒ AFM images of 10ϫ 10 m 2 size of ͑a͒ S1-A-400 sample and ͑b͒ S1-B-400 sample. The image edges are roughly aligned with surface ͗110͘ directions. The insets are images of 2 ϫ 2 m 2 size showing the detailed island morphology. ͑c͒ and ͑d͒ are line scan profiles from ͑a͒ and ͑b͒, respectively. The line scan directions were off from both surface ͗100͘ and ͗110͘ directions.
bounded by ͕105͖ facets ͑ϳ11°side-wall angle as measured by AFM͒, as shown in the inset of Fig. 3͑a͒ . This was consistent with the RHEED observation. On the other hand, the islands in Fig. 3͑b͒ were more randomly oriented with less defined side-wall planes, and they showed a tendency to coalesce with each other ͓Fig. 3͑b͒, inset͔. In consistence with the RHEED experiments, the resulted sample surface was more dominated by the long range cross-hatch pattern with a generally higher surface height variation. This difference was clearly evidenced by the line scan profiles shown in Figs. 3͑c͒ and 3͑d͒. As a consequence, the measured surface r.m.s roughness values from samples in S1-B series were universally higher than those in S1-A series, and a summary will be presented below. This kind of surface morphology evolution has been reported and explained as the result of the MBE growth process where a metastable SiGe film of high Ge content became plastically relaxed at an intermediate substrate temperature with a low growth rate. 29 HRXRD-RSMs showed that all S1 samples were partially relaxed with similar features in the maps but with different degrees of strain relaxation. Since the growth condition for the S1-A-550 sample could be regarded as that for the standard MBE growth process, the relaxation of this sample confirmed that the Si 0.6 Ge 0.4 layer thickness of 70 nm was larger than the corresponding nonequilibrium critical thickness reported in literature. Therefore, the choice of the total thickness of the Si 0.6 Ge 0.4 layer in the S2 series fulfilled the requirement for the present studies. Figures 4͑a͒ and 4͑b͒ are representative ͑004͒ and ͑113͒ RSMs of the S1-A-400 sample. No appreciable lattice plan tilt of the Si 0.6 Ge 0.4 layer from the Si substrate along the in-plane ͗110͘ directions was observed from the ͑004͒ RSM, which in fact was the case for all other samples as well. Hence, no correction was made for the Si 0.6 Ge 0.4 peak position in ͑113͒ RSMs during calculations of the relaxation degree. HRXRD-RSMs confirmed that the Ge composition of the SiGe layers in all the samples grown in this study ͑including all samples with structure 2͒ was successfully controlled at 40Ϯ 2 at. %. Figure 5 summarizes the strain relaxation and the corresponding surface roughness r.m.s values as a function of LT 1 for samples in the S1-A and S1-B series. Due to the doubled Si 0.6 Ge 0.4 layer thickness, it was not a surprise that samples in the S1-B series generally showed a much higher relaxation with higher surface roughness than those in the S1-A series. On the other hand, the Si 0.6 Ge 0.4 layer reached the highest relaxation at LT 1 = 400°C regardless of the layer thickness. This was consistent with the fact that the growth scheme of using LT-Si buffer was usually successful for x Յ 0.3 when the buffer was grown at ϳ400°C. 12, 13, 17 Experiments by using positron annihilation spectroscopy have proven that a Si layer grown at 400°C contained the highest point defect density. 30 However, a single LT-Si buffer clearly showed a limited capability for enhancing the relaxation of the Si 0.6 Ge 0.4 layer, as revealed in Fig. 5 . For a 70 nm Si 0.6 Ge 0.4 layer, its relaxation could only be increased in the best case by ϳ10% ͑from ϳ40% to ϳ50%͒ within the studied LT 1 range. In order to obtain a highly relaxed Si 0.6 Ge 0.4 with Ͼ70% relaxation, one had to grow a much thicker SiGe layer at the cost of the surface roughness increase.
The TEM studies were focused on the S1-A-400 sample with LT 1 = 400°C and a 70 nm HT-Si 0.6 Ge 0.4 layer which showed the highest relaxation in the S1-A series. Figure 6͑a͒ is a typical bright field XTEM micrograph of this sample, where most of the defects were located at the LT-Si/ HT-Si 0.6 Ge 0.4 interface and below, but very few in the HT-Si 0.6 Ge 0.4 . The defects were identified as being dominated by misfit dislocations and ͕111͖ stacking faults. Within the viewing area of the specimen, no clear dislocation pileups or half loops were observed below the LT-Si/ HT-Si 0.6 Ge 0.4 interface, while these dislocation morphologies are commonly seen in compositionally-graded SiGe VSs due to the modified Frank-Read mechanism. 31, 32 The high magnification XTEM images, like the one shown in Fig. 6͑b͒ , further revealed that the majority of the extended defects were stacking faults primarily located right below the LT-Si/ HT-Si 0.6 Ge 0.4 interface running toward the Si substrate side, but only few of them propagated upward through the HT-Si 0.6 Ge 0.4 layer and reached the top surface. The presence of ͕111͖ stacking faults within the LT-Si buffer was the common feature in the SiGe VSs fabricated using the LT growth scheme, which was explained by the strain- 
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introduced vacancy rearrangement and aggregation near the LT-Si/HT-SiGe interface. 16, 33 Those stacking faults were suggested as the sources of dislocations or the products by separation of total dislocations into partial dislocations. PVTEM investigations revealed a regular cross-hatched misfit dislocation network at the LT-Si/ HT-Si 0.6 Ge 0.4 interface, and the threading dislocation density was estimated to be in the order of 1 ϫ 10 7 cm −2 . In Fig. 6͑c͒ , the visibility of the dislocation lines along both in-plane ͗110͘ directions in the dark field PVTEM with g = ͓220͔ clearly indicated that those misfit dislocations were of 60°a / 2͗110͘ type. Moreover, one can see some misfit dislocations closely bunched together. The crosshatched 60°misfit dislocation network with bunched dislocations explained the observation of the cross-hatch pattern morphology in the AFM measurements.
B. Samples grown with structure 2
Based on the results shown in Sec. III A, LT 1 = 400°C was considered to be the most favorable choice for the following samples with double LT buffers. Consequently, samples in the S2 series were grown with a constant LT 1 of 400°C, and only the substrate temperature for the LT-Si 0.6 Ge 0.4 , LT 2 , was varied between different samples.
After the deposition of the HT-Si buffer and successive 40 nm LT-Si buffer at LT 1 = 400°C, the corresponding RHEED patterns were the same as shown in Figs. 2͑b͒ and 2͑c͒. When the LT-Si 0.6 Ge 0.4 buffer was completed at LT 2 Ն 400°C ͑S2-450 and S2-400 samples͒, chevron-type features were again observed in the RHEED pattern, as shown in Fig. 7͑a͒ . This was indicative of the presence of hutcluster islands on the surface, like in the case for the S1 samples. When the LT 2 was 300°C, broad 2 ϫ 1 streaks were observed in the RHEED pattern ͓Fig. 7͑b͔͒, which was a rather straight evidence that the islanding on the finishing surface of the LT-Si 0.6 Ge 0.4 buffer was much more suppressed. This was an expected result since the limited adatom mobility at a lower growth temperature could impede the formation of strain-driven 3D islands while increasing the generation of 2D surface terraces.
When growing the LT-Si 0.6 Ge 0.4 buffer at LT 2 = 200°C, a 1ϫ 1 bulk RHEED pattern gradually developed. At the end of LT-Si 0.6 Ge 0.4 buffer growth, the diffraction spot intensity became diverged ͑meaning that the spots were in triangular shape͒ and diffuse, as depicted in Fig. 7͑c͒ . The intensity divergence angle away from the Si ͑001͒ normal was measured as ϳ11°-15°, corresponding to the presence of surface ͕11l͖ facets with l Ն 5. As LT 2 decreased below 200°C, this kind of pattern appeared much earlier and the resulted 1 ϫ 1 bulk patterns from the final LT-buffer surfaces were FIG. 6 . ͓͑a͒ and ͑b͔͒ Bright field XTEM micrographs and ͑c͒ a dark field PVTEM micrograph with g = ͓220͔ of S1-A-400 sample.
FIG. 7.
͑Color online͒ RHEED patterns observed at the end of the LT-Si 0.6 Ge 0.4 buffer growth for ͑a͒ S2-450 sample, ͑b͒ S2-300 sample, ͑c͒ S2-200 sample, and ͑d͒ S2-50 sample. RHEED patterns obtained after the growth was completed for ͑e͒ S2-200 sample and ͑f͒ S2-50 sample. Lines were drawn in ͑c͒ to illustrate the divergence angle of the diffraction spot intensity.
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Zhao, Hansson, and Ni J. Appl. Phys. 105, 063502 ͑2009͒ more diffuse and diverged. The most diffuse and weakest RHEED pattern was obtained in the S2-50 sample with LT 2 = 50°C, as shown in Fig. 7͑d͒ . After the HT-Si 0.6 Ge 0.4 growth started, the surface conditions were quickly recovered for the samples with LT 2 Յ 200°C, evidenced by the facts that the half-order RHEED diffraction streaks reappeared, accompanied with the simultaneous intensity increase for the integral-order spots. When the entire growth was completed, all the samples with LT 2 Ն 300°C generally showed the chevron-type RHEED pattern as the one in Fig.  2͑e͒ . Surprisingly, a rather straight 2 ϫ 1 streaky pattern with a slight vertical-intensity-modulation was observed for the S2-200 sample ͓Fig. 7͑e͔͒, but a slight chevron-type pattern for the S2-100 and S2-50 samples. Figure 7͑f͒ shows the RHEED pattern obtained from the final surface of the completed S2-50 sample, in which both the half-order streak bending angle and the half splitting angle of the chevron arms were measured to be ϳ5°. The observations from the RHEED pattern evolutions suggested that for the samples with LT 2 Ͼ 200°C, the growth basically proceeded in the same way as for the samples in the S1-A series. With decreasing LT 2 , the adatom mobility on the surface during the growth of LT-Si 0.6 Ge 0.4 buffer decreased correspondingly.
Starting from LT 2 = 200°C, a transition from the straindriven islanding to the kinetic roughening of the surface, together with building up of ͕11l͖ terminated facets, was witnessed by RHEED. The diffuse diffraction spots also signified a degraded crystalline quality in the near surface region, presumably by a high density of defects. This process began at an earlier stage of the LT-Si 0.6 Ge 0.4 buffer growth as LT 2 was further decreased. With the growth proceeded at LT 2 Ͻ 200°C, the surface roughness continuously increased, followed by the enhanced formation of amorphous phase at the surface, resulting in obscured diffraction spots at the end of the buffer growth. Due to the quickly elevated substrate temperature during the growth of the HT-Si 0.6 Ge 0.4 , the adatom mobility increased with a much higher surface kinetic energy. The adatoms thus had a much higher probability to fill in the surface troughs and settle at the correct lattice sites on the surface, resulting in a smoother surface with an improved crystalline quality. Samples in the S2 series were then characterized ex situ using AFM, HRXRD-RSM, and TEM. For samples grown with LT 2 Ͼ 200°C ͑i.e., S2-450, S2-450, and S2-300͒, the general features observed in the aforementioned ex situ measurements revealed a large similarity to those observed from samples in the S1-A series. Therefore, the specific results will not be repeated again in this section. However, dramatic differences were observed for the samples with LT 2 Յ 200°C, which are detailed below.
One striking feature observed from AFM measurements on the samples with LT 2 Յ 200°C was a completely crosshatch-free surface morphology, and the surface was dominated only by high densities of small islands and pits in irregular shape. This is illustrated in Fig. 8 for the AFM images obtained from S2-200 and S2-50 samples. Compared to the S1-A-400 sample with the same total Si 0.6 Ge 0.4 layer thickness, the surface of the S2-200 sample was considerably smoother due to the absence of the cross-hatch pattern and much smaller amplitude of the surface height variation. For the samples with a lower LT 2 , the shape of islands and pits on the surface became more irregular, and the islands were more and more connected to each other but narrower in width ͑i.e., the total pit area increased͒. As an extreme example, the results of the S2-50 sample are shown in Fig. 8͑b͒ and the inset therein.
Another interesting feature was noticed from the HRXRD-RSMs of samples with LT 2 Յ 200°C. As indicated by arrows in Fig. 9 , when LT 2 decreased to 200°C, an additional peak besides the Si and main Si 0.6 Ge 0.4 peaks appeared in both ͑004͒ and ͑113͒ RSMs. In ͑113͒ RSMs those peaks and the Si peaks were located at the same Q x positions, ͑The diffraction intensity contours were in log scale.͒ i.e., the corresponding material was totally constrained to fit with the Si lattice in-plane. Due to the interference of the intensity from the main Si 0.6 Ge 0.4 peaks, it was difficult to precisely determine the vertical position of those extra peaks ͑i.e., Q y values͒ in both ͑004͒ and ͑113͒ RSMs, but most of the peak intensity was located approximately at the position corresponding to the fully-strained Si 0.6 Ge 0.4 . With further decreasing LT 2 , the intensity of the extra peaks became weaker, and finally only a small tail was left. One can clearly see this evolution process by comparing Figs. 9͑a͒ and 9͑b͒ with Figs. 9͑c͒ and 9͑d͒. This observation thus suggested that part of the Si 0.6 Ge 0.4 layer was completely strained when LT 2 Յ 200°C, while the rest of it was strain-relaxed. The amount of strained Si 0.6 Ge 0.4 also decreased as decreasing LT 2 . Considering the fact that the epitaxial growth was generally maintained throughout the entire growth process according to RHEED experiments, a possible explanation is that the strained Si 0.6 Ge 0.4 was located near the LT-Si/ LT-Si 0.6 Ge 0.4 interface, the relaxed part near the sample top surface, and the strain relaxation took place between these two parts within the Si 0.6 Ge 0.4 layer.
The relaxation of the Si 0.6 Ge 0.4 layer, together with the corresponding surface roughness r.m.s values for all samples in the S2 series, is summarized in Fig. 10 . As a reference, data from the S1-A-400 sample were also included to present the growth condition with LT 2 = 550°C. One can see that when LT 2 was in the range from 550 to 300°C, the LT-Si 0.6 Ge 0.4 buffer generally had no significant influence on the final surface roughness and relaxation condition, while only a trend of slight decrease in the relaxation was observed. On the other hand, a dramatic enhancement in relaxation and suppression in surface roughness, both by a factor of ϳ2, happened when LT 2 reached 200°C. Note that this high relaxation degree of ϳ80% was only obtained when the total Si 0.6 Ge 0.4 layer thickness increased to ϳ150 nm in sample series S1-B, but with over two times higher surface roughness. Further decreasing LT 2 to Ͻ200°C, both the relaxation and the surface roughness were increased, ending up with ϳ100% relaxation and a very high surface roughness r.m.s value of ϳ5 nm at LT 2 = 50°C. The general trend shown in Fig. 10 for our study was highly consistent with the results reported by Myronov and Shiraki in Ref. 20 using a similar growth scheme for Si 0.34 Ge 0.66 . A dramatic relaxation increase accompanied by a surface roughness decrease at LT 2 = 200°C was observed in their study even though the layer thickness and the Ge composition of the SiGe layer were rather different in their case. Figure 11 shows the XTEM images of the S2-200 and S2-50 samples, in which a significant difference in terms of dislocation distribution and microstructure was evidenced for the samples with LT 2 Յ 200°C. In Fig. 11͑a͒ threading dislocations and ͕111͖ stacking faults propagate into the HT-Si 0.6 Ge 0.4 layer and most of them reach the top surface ͓see Fig. 11͑b͒ with a higher magnification͔. Moreover, the lower part of the LT-Si 0.6 Ge 0.4 as well as the LT-Si region contained much less defects, which was rather different from Fig. 6͑a͒ . Only very few misfit dislocations and short segments of ͕111͖ stacking faults were observed near the LT-Si/ LT-Si 0.6 Ge 0.4 interface in a large viewing area. As LT 2 was decreased to 50°C, almost the entire Si 0.6 Ge 0.4 was highly defective, while the LT-Si buffer was essentially defect-free, as shown in Figs. 11͑c͒ and 11͑d͒ . The high magnification XTEM image in Fig. 11͑d͒ clearly shows that the majority of defects were stacking faults on the ͕111͖ planes. It also showed that the defective region was much closer to the LT-Si/ LT-Si 0.6 Ge 0.4 interface, leaving only Ͻ2 nm of almost defect-free Si 0.6 Ge 0.4 above the LT-Si buffer. Even though the S2-200 sample showed a high relaxation and rather smooth surface, the defect density observed in XTEM was apparently too high ͑Ͼ1 ϫ 10 7 cm −2 ͒ for practical use. Figures 12͑a͒ and 12͑b͒ are two dark field PVTEM images of the same area close to the LT-Si/ LT-Si 0.6 Ge 0.4 interface for the S2-200 sample, with two orthogonal reflection vectors g = ͓220͔ and g = ͓220͔, respectively. In these images, a large number of defects were observed within the Si 0.6 Ge 0.4 layer. A similar type of irregular networks formed by randomly orientated short dislocations can be seen in both images. However, in the current imaging condition it was very difficult to identify the dislocation segments to be either misfit dislocations or threading dislocations due to their irregular shape and limited length. In addition, no regular cross-hatch dislocation network like in Fig. 6͑c͒ was observed in the allowed viewing area of the specimen. The contrast visibility of dislocations oriented in random directions largely excluded the possibility for them to be of 90°pure-edge type. This irregular non-90°type dislocation network thus explained the absence of the cross-hatch surface morphology for the samples with LT 2 Յ 200°C in the AFM measurements.
IV. DISCUSSIONS
The measurement results of samples in the S2 series clearly revealed a growth-temperature-dependent transition when LT 2 decreased across 200°C, characterized in three aspects: ͑1͒ a surface morphology change from cross-hatch to cross-hatch-free, ͑2͒ a significant strain-relaxation enhancement together with a surface roughness decrease, and ͑3͒ the appearance of different defect distributions in terms of location and morphology. Although part of these observations was similar with that reported in Ref. 20 , the experimental results therein on this type of transition were not very detailed, in particular no RHEED and TEM investigations were presented. Therefore, no specific explanation was provided for such a dramatic change in terms of the strainrelaxation mechanism.
Based on the results obtained using many different characterization techniques in this work, the strain-relaxation mechanism transition can be explained as follows. When LT 2 Ն 300°C, the strain-relaxation process was essentially the same as the one for samples without the LT-Si 0.6 Ge 0.4 buffer, i.e., through the nucleation and propagation of the conventional 60°misfit dislocations. In principle, lowering down LT 2 should increase the density of point defects and large open volume defects within the LT-Si 0.6 Ge 0.4 buffer. However, even at LT 2 = 300°C those defect densities were not high enough to cause any fundamental change in the growth mode and material properties. The lattice-mismatchinduced strain energy was still accumulated at the LT-Si/ LT-Si 0.6 Ge 0.4 interface, where the strain relaxation took place with the help of the LT-Si buffer upon the Si 0.6 Ge 0.4 layer thickness reaching a certain value. It was proposed and experimentally verified that the point/open volume defects in the LT-Si buffer played an important role in promoting the nucleation and propagation of dislocations for the overgrown Si 1−x Ge x with x Յ 0.3. 19, [34] [35] [36] Since the substrate temperature LT 1 for the LT-Si buffer was the same for the samples grown in the S2 series, and the general quality of the buffer was similar according to RHEED observations, it may be expected for the LT 2 Ն 300°C cases that contribution by point defects in the LT-Si buffer to the dislocation nucleation and glide was, in principle, the same. On the other hand, using classical concept the dislocation nucleation rate and glide speed are both thermally activated kinetic processes, as which could be approximated by ϳexp͑−E a / k B T͒, 37 where k B is the Boltzmann constant, E a is the activation energy for different processes, and T is temperature. When decreasing LT 2 from 550 to 300°C, the total thermal energy given to the samples was reduced during the growth, which might explain the slight relaxation decrease shown in Fig. 10 for this LT 2 range. With decreasing LT 2 to 200°C and further below, the evolution of the in situ RHEED patterns during the deposition of the LT-Si 0.6 Ge 0.4 buffer was in an agreement with the reported observation corresponding to the ordered/disordered growth transition for Ge homoepitaxy on Ge͑001͒ at a substrate temperature below 150°C. 38 According to the defect accumulation and continuous breakdown models, there exists a continuous temperature-dependent increase in the concentration of lattice disorder. 39 Based on this concept and their experimental results, Bratland et al. 38 further defined seven specific surface stages during the epitaxy breakdown process: ͑1͒ atomic flat, ͑2͒ increased nucleation of surface 2D terraces, ͑3͒ formation of shallow islands and trenches, ͑4͒ development of deep cusps bounded by ͕11l͖ facets, ͑5͒ transformation of deep cusps into ͕111͖ facets, ͑6͒ com- mencement of amorphous growth at ͕111͖ facetted cusps, and ͑7͒ complete amorphous growth.
In our case, the transition of the relaxation mechanism took place at LT 2 = 200°C. Let us first consider what happened at this particular temperature. Based on the RHEED observations, the finishing surface of the LT-Si 0.6 Ge 0.4 can be described as in the condition somewhere between stage 4 and 5 in Bratland's definition. At that moment, the Si 0.6 Ge 0.4 layer thickness, in other words, the strain energy, was not yet large enough to trigger the relaxation at the LT-Si/ LT-Si 0.6 Ge 0.4 interface, leaving the Si 0.6 Ge 0.4 just above that interface still completely strained. At the same time, however, the large stress located at the tips of surface cusps might already cause the nucleation of a high density of misfit dislocation segments at the surface vicinity. 40 During the final step where the HT-Si 0.6 Ge 0.4 capping layer was grown at a quickly elevated temperature, the HT-Si 0.6 Ge 0.4 would easily relax the strain on the pre-existing dislocation platform near the LT-Si 0.6 Ge 0.4 / HT-Si 0.6 Ge 0.4 interface, essentially without any contribution from the LT-Si buffer. This explained the coexisting features of both completely strained and highly relaxed Si 0.6 Ge 0.4 in HRXRD-RSMs. Moreover, the propagation of short misfit dislocations by glide may either be blocked at the preformed facets or dissociated into partial dislocations through pre-existing ͕111͖ stacking faults, resulting in a large number of threading dislocations and stacking faults running on the facet planes upward into the HT-Si 0.6 Ge 0.4 . Consequently, there was no formation of a regular network of long dislocations as shown in Fig. 6͑c͒ . The combination of these effects caused the irregular network of dislocation segments and the high density of extended defects observed in TEM studies. This also in turn led to a cross-hatch free surface morphology of low roughness observed in AFM, with shallow islands and pits on the final surface as the remnant of the rough starting surface for the HT-Si 0.6 Ge 0.4 . The significant enhancement of final relaxation degree for the HT-Si 0.6 Ge 0.4 can be explained by the high dislocation density since the total length of the dislocation per unit area could be still much larger than in the case where relaxation happened at the LT-Si/ LT-Si 0.6 Ge 0.4 interface.
Further lowering of LT 2 led to ordered/disordered growth transition taking place earlier during the LT-Si 0.6 Ge 0.4 growth, so that the completely strained Si 0.6 Ge 0.4 material was thinner. When LT 2 eventually reached 50°C, the LT-Si 0.6 Ge 0. 4 surface was approximately at the transition stage 6 as defined before, in which amorphous growth just commenced. During the successive HT-Si 0.6 Ge 0.4 growth, the thin amorphous phase may recrystallize through solid phase epitaxy, resulting in a nearly 100% relaxation in the final Si 0.6 Ge 0.4 capping layer but with a high density of stacking faults as partial dislocations. Meanwhile, at such a low temperature, the very rough and facetted surface introduced at the initial stage by the ordered/disordered growth transition could not be recovered by the capping growth, so that the final surface roughness was the highest among the whole S2 sample series.
V. CONCLUSION
In conclusion, the overall experimental results thus indicate that a high degree of strain relaxation together with a low surface roughness could be obtained for a thin Si 0.6 Ge 0.4 layer, which was associated with a certain onset stage of the ordered/disordered growth transition during the deposition of LT-Si 0.6 Ge 0.4 . It was explained that the formation of cusps at this particular stage played an important role in promoting the nucleation of misfit dislocation segments at the surface vicinity that largely facilitated the strain relaxation. As long as the threading dislocation density can be controlled at a lower value, this double-LT-buffer variable-growthtemperature growth scheme could be a very promising technique to fabricate thin SiGe VSs with Ge content up to 50 at. %. Or in another way, the technique may be useful for supplying a highly relaxed thin SiGe buffer as the template for further growth of the VS layer with a higher Ge fraction and an improved overall quality.
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